Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-mode scheduler for clock tree synthesis

Multi-mode scheduler for clock tree synthesis

US Patent 9135386 · Granted Sep 15, 2015

Estimated economic value: $10,154,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network flow based framework for clock tree optimization2019
Clock tree synthesis based on computing critical clock latency probabilities2018
Timing bottleneck analysis across pipelines to guide optimization with useful sk2016
Dynamic power driven clock tree synthesis (CTS)2015
Dual-structure clock tree synthesis (CTS)2015
Automatic clock tree routing rule generation2015
Incremental clock tree synthesis2014
Automatic clock tree synthesis exceptions generation2014
Automatic clock tree synthesis exceptions generation2014
Local clock skew optimization2014
Local clock skew optimization2014