Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Network flow based framework for clock tree optimization

Network flow based framework for clock tree optimization

US Patent 10318684 · Granted Jun 11, 2019

Estimated economic value: $10,916,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit design having an improved clock tree2025
System for making circuit design changes2024
Clock tree synthesis based on computing critical clock latency probabilities2018
Timing bottleneck analysis across pipelines to guide optimization with useful sk2016
Dynamic power driven clock tree synthesis (CTS)2015
Multi-mode scheduler for clock tree synthesis2015
Dual-structure clock tree synthesis (CTS)2015
High performance design rule checking technique2015
Automatic clock tree routing rule generation2015
Incremental clock tree synthesis2014
Low-overhead multi-patterning design rule check2014
Automatic clock tree synthesis exceptions generation2014