Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic clock tree synthesis exceptions generation

Automatic clock tree synthesis exceptions generation

US Patent 8843872 · Granted Sep 23, 2014

Estimated economic value: $3,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control method based on adaptive neural network model for dissolved oxygen of ae2023
Unified in-memory cache2021
Cloud platform experimentation system2020
Initiator aware data migration2020
Fileset-based data locality enablement in distributed file systems2019
Unified in-memory cache2019
Network flow based framework for clock tree optimization2019
Clock tree synthesis based on computing critical clock latency probabilities2018
Unified in-memory cache2018
Timing bottleneck analysis across pipelines to guide optimization with useful sk2016
Dynamic power driven clock tree synthesis (CTS)2015
Multi-mode scheduler for clock tree synthesis2015