Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming semiconductor devices with embedded semiconductor material as source/drain regions using a reduced number of spacers

Methods of forming semiconductor devices with embedded semiconductor material as source/drain regions using a reduced number of spacers

US Patent 9093554 · Granted Jul 28, 2015

Estimated economic value: $933,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device including a floating gate electrode and a layer of ferroelectric material2022
Buried-channel low noise transistors and methods of making such devices2020
Transistor element with reduced lateral electrical field2020
Three-dimensional transistor with improved channel mobility2019
Three-dimensional transistor with improved channel mobility2019
Communicating optical signals between stacked dies2019
Heat dissipative element for polysilicon resistor bank2019
Methods for forming integrated circuits that include a dummy gate structure2018
Method and structure for process limiting yield testing2018
NVM device in SOI technology and method of fabricating an according device2018
Ferroelectric FinFET2018
Ferroelectric FinFET2018