Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-situ computing system failure avoidance

In-situ computing system failure avoidance

US Patent 9058250 · Granted Jun 16, 2015

Estimated economic value: $2,098,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Isolation rail between backside power rails2025
Back-end-of-line thin film resistor2025
Short circuit detection in a read/write assist capacitor of a memory2025
Long channel and short channel vertical FET co-integration for vertical FET VTFE2024
Metal-insulator-metal capacitor structure supporting different voltage applicati2024
Contacts having a geometry to reduce resistance2024
RRAM structures in the BEOL2024
Heat sink configuration for multi-chip module2023
MIM capacitor structures2023
IC chip package with dummy solder structure under corner, and related method2023
Three-dimensional metal-insulator-metal capacitor embedded in seal structure2023
Fabrication of phase change memory cell in integrated circuit2023