Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined signal delay and power saving for use with a plurality of memory circuits

Combined signal delay and power saving for use with a plurality of memory circuits

US Patent 9047976 · Granted Jun 2, 2015

Estimated economic value: $8,950,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-performance, high-capacity memory modules and systems2025
Semiconductor memory systems with on-die data buffering2025
Near-memory compute module2025
Memory buffer with data scrambling and error correction2025
Load reduced memory module2025
DRAM retention test method for dynamic error correction2025
Folded memory modules2024
High capacity memory system using standard controller component2024
Managing network connected devices2024
Magazines for holding plural flat cards2024
Semiconductor memory systems with on-die data buffering2024
Load reduced memory module2024