Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

Memory cell arrangement, method for controlling a memory cell, memory array and electronic device

US Patent 9030877 · Granted May 12, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quantum conveyor and methods of producing a quantum conveyor2024
Updating a memory2022
Segmented stress decoupling via frontside trenching2022
Stressed decoupled micro-electro-mechanical system sensor2020
Mechanical stress decoupling for microelectromechanical systems (MEMS) elements 2020
Segmented stress decoupling via frontside trenching2020
Isolation of semiconductor device with buried cavity2020
Semiconductor chip2019
Level shifter and method for operating the same2018
Nonvolatile memory device2018
Hierarchical multi-core debugger interface2017
Magnetic shielding of perpendicular STT-MRAM2017