Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reverse interface logic model for optimizing physical hierarchy under full chip constraint

Reverse interface logic model for optimizing physical hierarchy under full chip constraint

US Patent 9026978 · Granted May 5, 2015

Estimated economic value: $4,700,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Set of solar pool lights2025
Method for polishing single-crystal diamond2024
Method for grinding single-crystal diamond2024
Method and system for selecting optimal edge computing node in internet of vehic2024
Welding seam tracking sensor2023
Methods, systems, and computer program products for efficiently implementing a 32023
Step stool2022
Visual relationship detection method and system based on adaptive clustering lea2022
Concurrent optimization of 3D-IC with asymmetrical routing layers2022
Graphical user interface for interactive macro-cell placement2020
Manufacturing method for ultrathin white covering film2020
Method and system to passively align and attach fiber array to laser array or op2020