WT

WenHsing Tsai

CS Cadence Design Systems: 1 patents #1,216 of 2,263Top 55%
📍 San Jose, CA: #22,480 of 32,062 inventorsTop 75%
🗺 California: #247,236 of 386,348 inventorsTop 65%
Overall (All Time): #3,051,426 of 4,157,543Top 75%
1
Patents All Time

Issued Patents All Time

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDate
9026978 Reverse interface logic model for optimizing physical hierarchy under full chip constraint Dongzi Liu, Yi Qian, Wanshuan Liu, Pinhong Chen, Yanhui Wang 2015-05-05