Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit partitioning and timing

Semiconductor integrated circuit partitioning and timing

US Patent 9026974 · Granted May 5, 2015

Estimated economic value: $11,372,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Propagating physical design information through logical design hierarchy of an e2024
Propagating physical design information through logical design hierarchy of an e2024
Fast topology bus router for interconnect planning2023
Fast topology bus router for interconnect planning2023
Netlist abstraction for circuit design floorplanning2021
Netlist abstraction for circuit design floorplanning2019
Scalable chip placement2019
Scalable chip placement2019
Path-based floorplan analysis2017
Power-and-ground (PG) network characterization and distributed PG network creati2017
Shaping integrated with power network synthesis (PNS) for power grid (PG) alignm2016
Shaping integrated with power network synthesis (PNS) for power grid (PG) alignm2016