Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Co-simulation methodology to address performance and runtime challenges of gate level simulations with, SDF timing using emulators

Co-simulation methodology to address performance and runtime challenges of gate level simulations with, SDF timing using emulators

US Patent 9026966 · Granted May 5, 2015

Estimated economic value: $4,700,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for handling DPI messages outgoing from an emulator system2022
Common shared memory in a verification system2015
Method and apparatus for simulating a circuit using timing insensitive glitch-fr2012
Method and apparatus for processing assertions in assertion-based verification o2012
Method and apparatus for implementing a task-based interface in a logic verifica2012
Method and apparatus for translating a verification process having recursion for2011
Inter-chip communication system2009
VCD-on-demand system and method2009
Memory mapping system and method2004
Emulation system with multiple asynchronous clocks2004
Dynamic evaluation logic system and method2003
Converification system and method2002