Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for processing assertions in assertion-based verification of a logic design

Method and apparatus for processing assertions in assertion-based verification of a logic design

US Patent 8161439 · Granted Apr 17, 2012

Estimated economic value: $2,262,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Assembly of bispecific antibodies2023
Systems and methods for handling DPI messages outgoing from an emulator system2022
Ultrapurified DsbA and DsbC and methods of making and using the same2020
Assembly of bispecific antibodies2020
Ultrapurified DsbA and DsbC and methods of making and using the same2018
Assembly of bispecific antibodies2018
Method and system for reproducing prototyping failures in emulation2017
Common shared memory in a verification system2015
Co-simulation methodology to address performance and runtime challenges of gate 2015
Method and apparatus for simulating a circuit using timing insensitive glitch-fr2012
Method and apparatus for implementing a task-based interface in a logic verifica2012
Method and apparatus for translating a verification process having recursion for2011