Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable built-in self test (BIST) architecture

Scalable built-in self test (BIST) architecture

US Patent 9024650 · Granted May 5, 2015

Estimated economic value: $1,148,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Autonomous driving system component fault prediction2025
Autonomous driving system component fault prediction2023
Scan or JTAG controllable capture clock generation2018
Memory bit MBIST architecture for parallel master and slave execution2016
Memory bit MBIST architecture for parallel master and slave execution2016
Scan warmup scheme for mitigating di/dt during scan test2016
Test circuit having scan warm-up2015
Scan-based reset2015
Method and apparatus for saving and restoring soft repair data2014
Configurable Mux-D scan flip-flop design2014
Enhanced debug/test capability to a core reset process2014
Scan or JTAG controllable capture clock generation2014