Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan or JTAG controllable capture clock generation

Scan or JTAG controllable capture clock generation

US Patent 9903913 · Granted Feb 27, 2018

Estimated economic value: $9,035,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Autonomous driving system component fault prediction2025
Autonomous driving system component fault prediction2023
On-chip clock controller2017
Memory bit MBIST architecture for parallel master and slave execution2016
Scan warmup scheme for mitigating di/dt during scan test2016
Test circuit having scan warm-up2015
Scalable built-in self test (BIST) architecture2015
Scan-based reset2015
Scan-based reset2015
Scan-based reset2015
Implementation of CRC32 using carryless multiplier2015
Safe reset configuration of fuses and flops2014