Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan or JTAG controllable capture clock generation

Scan or JTAG controllable capture clock generation

US Patent 8633725 · Granted Jan 21, 2014

Estimated economic value: $3,762,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Autonomous driving system component fault prediction2025
Autonomous driving system component fault prediction2023
Scan or JTAG controllable capture clock generation2018
Scan or JTAG controllable capture clock generation2018
Scan or JTAG controllable capture clock generation2018
Scan or JTAG controllable capture clock generation2018
On-chip clock controller2017
Memory bit MBIST architecture for parallel master and slave execution2016
Scan warmup scheme for mitigating di/dt during scan test2016
Test circuit having scan warm-up2015
Scalable built-in self test (BIST) architecture2015
Scan-based reset2015