Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency variable transfer network communicating variable written to source processing core variable register allocated to destination thread to destination processing core variable register allocated to source thread

Low latency variable transfer network communicating variable written to source processing core variable register allocated to destination thread to destination processing core variable register allocated to source thread

US Patent 9021237 · Granted Apr 28, 2015

Estimated economic value: $3,749,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interfacing with superconducting circuitry2024
Modular computing device with common AC power2022
Dynamic thread status retrieval using inter-thread communication2022
Test and characterization of ring in superconducting domain through built-in sel2022
Dynamic thread status retrieval using inter-thread communication2021
Adaptive power down of intra-chip interconnect2020
Processor with hybrid pipeline capable of operating in out-of-order and in-order2020
Processor with hybrid pipeline capable of operating in out-of-order and in-order2020
Processor with hybrid pipeline capable of operating in out-of-order and in-order2020
Instruction predication using unused datapath facilities2020
No miss cache structure for real-time image transformations with multiple LSR pr2020
Cache memory with reduced power consumption mode2020