Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Setting zero bits in architectural register for storing destination operand of smaller size based on corresponding zero flag attached to renamed physical register

Setting zero bits in architectural register for storing destination operand of smaller size based on corresponding zero flag attached to renamed physical register

US Patent 8972701 · Granted Mar 3, 2015

Estimated economic value: $21,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memcpy micro-operation reduction2025
Compression of entries in a reorder buffer2024
Speculatively executing instructions that follow a status updating instruction2023
Age tracking for independent pipelines2022
Storing a processing state based on confidence in a predicted branch outcome and2021
Method to ensure forward progress of a processor in the presence of persistent e2021
Processor including multiple dissimilar processor cores that implement different2019
Register allocation system2019
Data processing2019
Processor including multiple dissimilar processor cores that implement different2018
Buffer store with a main store and and auxiliary store2018
Buffer store with a main store and and auxiliary store2018