Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structures for reducing stress on die assembly

Methods and structures for reducing stress on die assembly

US Patent 8970026 · Granted Mar 3, 2015

Estimated economic value: $8,351,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaged integrated circuit having stacked die and method for therefor2019
Programmable stitch chaining of die-level interconnects for reliability testing2019
Variable stealth laser dicing process2019
Surface finish for wirebonding2019
Packaged integrated circuit device and methods2019
Packaged semiconductor device and method for forming2019
Defective die replacement in a die stack2019
Semiconductor device having a protective material with a first pH formed around 2018
Die stack address bus having a programmable width2018
Laser sintered interconnections between die2018
Methods for manufacturing a packaged device with an extended structure for formi2018
Wire bond mold lock method and structure2017