Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabricating a wafer level semiconductor package having a pre-formed dielectric layer

Fabricating a wafer level semiconductor package having a pre-formed dielectric layer

US Patent 8945991 · Granted Feb 3, 2015

Estimated economic value: $5,539,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High bandwidth die to die interconnect with package area reduction2025
High density interconnection using fanout interposer chiplet2025
System and method for assessing a digital interaction with a digital third party2024
Structure and method for fabricating a computing system with an integrated volta2024
System and method for detection of defects in semiconductor devices2023
Structure and method for fabricating a computing system with an integrated volta2023
High density interconnection using fanout interposer chiplet2023
High bandwidth die to die interconnect with package area reduction2023
Scalable extreme large size substrate integration2022
Double side mounted large MCM package with memory channel length reduction2021
Trimmable banked capacitor2021
Redistribution metal and under bump metal interconnect structures and method2021