Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prefetch optimization in shared resource multi-core systems

Prefetch optimization in shared resource multi-core systems

US Patent 8924651 · Granted Dec 30, 2014

Estimated economic value: $18,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for memory resource control using memory resource partitioning and mo2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Component die validation built-in self-test (VBIST) engine2025
Integrated error correction code (ECC) and parity protection in memory control c2025
Address-range memory mirroring in a computer system, and related methods2024
Extending functionality of memory controllers in a processor-based device2024
Parity protected memory blocks merged with error correction code (ECC) protected2024
Method, apparatus, and system for run-time checking of memory tags in a processo2023
Secure unlock of a device2022
Panel control over broadband2021
System, apparatus and method for dynamic pipeline stage control of data path dom2021