Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus, and system for run-time checking of memory tags in a processor-based system

Method, apparatus, and system for run-time checking of memory tags in a processor-based system

US Patent 11586537 · Granted Feb 21, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performing snoop filter replacement based on history-augmented victimization pri2025
Techniques for memory resource control using memory resource partitioning and mo2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Mechanism for instruction fusion2025
Mechanism for instruction fusion2025
Performing instruction fetch pipeline synchronization (IFPS) in processor-based 2025
Performing instruction fetch pipeline synchronization (IFPS) in processor-based 2025
Performing instruction fetch pipeline synchronization (IFPS) in processor-based 2025
Mitigation of return stack buffer side channel attacks in a processor2025
Mitigation of return stack buffer side channel attacks in a processor2025
Parity protected memory blocks merged with error correction code (ECC) protected2025