Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address decoding circuits for reducing address and memory enable setup time

Address decoding circuits for reducing address and memory enable setup time

US Patent 8923090 · Granted Dec 30, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with scan chain testing of column redundancy logic and multiplexing2025
High-speed multi-port memory supporting collision2024
Power supply circuit with reduced leakage current2024
Memory write assist with reduced switching power2024
Memory circuit architecture with multiplexing between memory banks2024
Transforming a logical netlist into a hierarchical parasitic netlist2024
Low power and robust level-shifting pulse latch for dual-power memories2024
High-speed multi-port memory supporting collision2024
Memory with scan chain testing of column redundancy logic and multiplexing2024
Memory instance reconfiguration using super leaf cells2023
Memory with efficient DVS controlled by asynchronous inputs2023
Methods and apparatus for buffered assertion reporting in emulation2022