Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual register data path architecture with registers in a data file divided into groups and sub-groups

Dual register data path architecture with registers in a data file divided into groups and sub-groups

US Patent 8880855 · Granted Nov 4, 2014

Estimated economic value: $8,927,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register file structures combining vector and scalar data with global and local 2025
Write control for read-modify-write operations in cache memory2025
Processing apparatus, method and computer program for a vector combining instruc2025
Vector maximum and minimum with indexing2025
Vector maximum and minimum with indexing2025
Method and apparatus for implied bit handling in floating point multiplication2025
Method and apparatus for implied bit handling in floating point multiplication2025
Controller with caching and non-caching modes2025
System and method to control the number of active vector lanes in a processor2025
Victim cache that supports draining write-miss entries2025
System and method for predication handling2025
System and method for predication handling2025