Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS devices with stressed channel regions, and methods for fabricating the same

CMOS devices with stressed channel regions, and methods for fabricating the same

US Patent 8853746 · Granted Oct 7, 2014

Estimated economic value: $3,450,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, device and computer storage medium for data analysis2025
Flip-flop circuit and method2025
Integrated circuit structure and method for manufacturing the same2025
IC logic device, layout, system, and method2025
Semiconductor structure and method for forming the same2025
P-type field effect transistor (PFET) on a silicon germanium (Ge) buffer layer t2025
FinFET semiconductor device2025
Flip-flop with transistors having different threshold voltages, semiconductor de2025
Bi-directional scan flip-flop circuit and method2024
Semiconductor device and method of manufacturing the same2024
Method and apparatus for pre-starting cloud application, device, storage medium,2024
Multiple wavelength band optical switching unit2024