Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DDR 2D Vref training

DDR 2D Vref training

US Patent 8850155 · Granted Sep 30, 2014

Estimated economic value: $1,660,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receiver equalization circuitry using variable termination and T-coil2025
Efficient memory power control operations2025
Directed refresh management for DRAM2025
Memory controller with enhanced low-power state2025
Alternative protocol over physical layer2025
Refresh during power state changes2025
Memory calibration system and method2025
Periodic receiver clock data recovery with dynamic data edge2024
Full dynamic post-package repair2024
Combination scheme for baseline wander, direct current level shifting, and recei2024
Skew matching in a die-to-die interface2024
Refresh management list for DRAM2023