Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit and pattern layouting method for the same

Semiconductor integrated circuit and pattern layouting method for the same

US Patent 8839176 · Granted Sep 16, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device comprising an antiferroelectric gate insulating film2016
Semiconductor integrated circuit and pattern layouting method for the same2013
Simulator for a chemical mechanical polishing2008
Layout data saving method, layout data converting device and graphic verifying d2007
Projection aligner, aberration estimating mask pattern, aberration quantity esti2007
Mask data processor2006
Projection aligner, aberration estimating mask pattern, aberration quantity esti2005
Layout data saving method, layout data converting device and graphic verifying d2005
MASK DATA CORRECTION APPARATUS, FOURIER TRANSFORMATION APPARATUS, UP SAMPLING AP2004
Photomask, fabrication method of photomask, and fabrication method of semiconduc2004
Aberration estimating mask pattern2003
Method of forming a pattern using proximity-effect-correction2002