Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory having 3D array of read/write elements and read/write circuits and method thereof

Non-volatile memory having 3D array of read/write elements and read/write circuits and method thereof

US Patent 8824191 · Granted Sep 2, 2014

Estimated economic value: $15,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High capacity memory circuit with low effective latency2025
Utilizing structured sparsity in systolic arrays2025
Vertical thin-film transistor and application as bit-line connector for 3-dimens2025
Silicon oxide nitride tunnel dielectric for a storage transistor in a 3-dimensio2025
Three-dimensional vertical nor flash thin-film transistor strings2025
Cool electron erasing in thin-film storage transistors2024
Three-dimensional memory string array of thin-film ferroelectric transistors2024
Dynamic neural network surgery2024
Random sparsity handling in a systolic array2024
High capacity memory circuit with low effective latency2024
Non-volatile memory with autonomous cycling2024
Utilizing structured sparsity in systolic arrays2024