Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methods for a tamper resistant bus for secure lock bit transfer

Apparatus and methods for a tamper resistant bus for secure lock bit transfer

US Patent 8803548 · Granted Aug 12, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical stimulation device for applying frequency and peak voltage having inv2023
Programming method for non-volatile memory and non-volatile memory-based program2009
Method for erasing programmable interconnect cells for field programmable gate a2009
Volatile data storage in a non-volatile memory cell array2009
Non-volatile memory cells in a field programmable gate array2008
Programming method for non-volatile memory and non-volatile memory-based program2008
Volatile data storage in a non-volatile memory cell array2007
Nonvolatile reprogrammable interconnect cell with FN tunneling device for progra2001
Nonvolatile reprogrammable interconnect cell with programmable buried source/dra2000
Nonvolatile reprogrammable interconnect cell with programmable buried bitline2000
Nonvolatile reprogrammable interconnect cell with FN tunneling in sense1998
Floating gate FGPA cell with separated select device1998