Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for erasing programmable interconnect cells for field programmable gate arrays using reverse bias voltage

Method for erasing programmable interconnect cells for field programmable gate arrays using reverse bias voltage

US Patent 7593268 · Granted Sep 22, 2009

Estimated economic value: $3,607,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Electrical stimulation device for applying frequency and peak voltage having inv2023
Method for combining analog neural net with FPGA routing in a monolithic integra2023
Method for erasing a ReRAM memory cell2022
Hybrid high-voltage low-voltage FinFET device2021
Error tolerant memory array and method for performing error correction in a memo2021
SEU stabilized memory cells2021
SEU stabilized memory cells2021
Apparatus and method for combining analog neural net with FPGA routing in a mono2021
SRAM configuration cell for low-power field programmable gate arrays2021
ReRAM memory cell having dual word line control2021
Metal filament ReRAM cell with current limiting during program and erase2020