Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error tolerant memory array and method for performing error correction in a memory array

Error tolerant memory array and method for performing error correction in a memory array

US Patent 11068341 · Granted Jul 20, 2021

Estimated economic value: $135,698,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Method for combining analog neural net with FPGA routing in a monolithic integra2023
Method for erasing a ReRAM memory cell2022
Hybrid high-voltage low-voltage FinFET device2021
SEU stabilized memory cells2021
Apparatus and method for combining analog neural net with FPGA routing in a mono2021
SRAM configuration cell for low-power field programmable gate arrays2021
ReRAM memory cell having dual word line control2021
Metal filament ReRAM cell with current limiting during program and erase2020
ReRAM programming method including low-current pre-programming for program time 2020
Front to back resistive random-access memory cells2020
Hybrid configuration memory cell2020