Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Facilitating the design of a clock grid in an integrated circuit

Facilitating the design of a clock grid in an integrated circuit

US Patent 8799846 · Granted Aug 5, 2014

Estimated economic value: $3,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short net pin alignment for routing2025
Netlist design for post silicon local clock controller timing improvement2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025
Generating a power delivery network based on the routing of signal wires within 2025
Intelligently optimized machine learning models2025
Dynamic data driven orchestration of workloads2025
Monitoring and querying autobiographical events2025
Logical clock connection in an integrated circuit design2025
Scalable and dynamic transfer learning mechanism2024
Method to cure antenna violations in clock network using jumpers2024
Method to cure antenna violations in clock network using jumpers2024