Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error prediction in logic and memory devices

Error prediction in logic and memory devices

US Patent 8762804 · Granted Jun 24, 2014

Estimated economic value: $8,351,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On chip test architecture for continuous time delta sigma analog-to-digital conv2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Low overhead mesochronous digital interface2025
High-speed multi-port memory supporting collision2024
Power supply circuit with reduced leakage current2024
Memory circuit architecture with multiplexing between memory banks2024
Low power and high speed data weighted averaging (DWA) to binary converter circu2024
Low power and robust level-shifting pulse latch for dual-power memories2024
High-speed multi-port memory supporting collision2024
Phase-independent testing of a converter2024
Memory with scan chain testing of column redundancy logic and multiplexing2024
Sigma-delta analog-to-digital converter circuit with real time correction for di2024