Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for common path pessimism reduction in timing analysis to guide remedial transformations of a circuit design

System and method for common path pessimism reduction in timing analysis to guide remedial transformations of a circuit design

US Patent 8745561 · Granted Jun 3, 2014

Estimated economic value: $7,552,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, system, and product for deferred merge based method for graph based anal2021
Method, system, and product for deferred merge based method for graph based anal2021
Method, system, and product for an improved approach to placement and optimizati2021
Method, system, and product for an improved approach to placement and optimizati2021
Shared timing graph propagation for multi-mode multi-corner static timing analys2021
Systems and methods for calculating common clock path pessimism for hierarchical2019
Systems and methods for calculating common clock path pessimism for hierarchical2019
System and method for generating reduced standard delay format files for gate le2019
Timing context generation with multi-instance blocks for hierarchical analysis2019
Methods, systems, and articles of manufacture for multi-mode, multi-corner physi2018
Methods, systems, and articles of manufacture for multi-mode, multi-corner physi2018
Hierarchical timing analysis for multi-instance blocks2018