Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for generating reduced standard delay format files for gate level simulation

System and method for generating reduced standard delay format files for gate level simulation

US Patent 10460059 · Granted Oct 29, 2019

Estimated economic value: $12,095,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating a reduced block model view on-the-fly2025
Reset domain crossing detection and simulation2024
Memory select register to simplify operand mapping in subroutines2024
Automatic root cause analysis of complex static violations by static information2023
Machine learning (ML)-based static verification for derived hardware-design elem2022
Convergence centric coverage for clock domain crossing (CDC) jitter in simulatio2022
Automated root-cause analysis, visualization, and debugging of static verificati2022
Methods, systems, and computer program product for implementing an electronic de2022
State table complexity reduction in a hierarchical verification flow2022
Method, system, and product for deferred merge based method for graph based anal2021
Automated coverage convergence by correlating random variables with coverage var2020
Automated root-cause analysis, visualization, and debugging of static verificati2020