Issued Patents All Time
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 10460059 | System and method for generating reduced standard delay format files for gate level simulation | Akash Khandelwal, Pawan Kulshreshtha, Rajarshi Mukherjee | 2019-10-29 |