Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing context generation with multi-instance blocks for hierarchical analysis

Timing context generation with multi-instance blocks for hierarchical analysis

US Patent 10169501 · Granted Jan 1, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for comparing circuit design constraint sets2025
Method, system, and product for deferred merge based method for graph based anal2021
Method, system, and product for deferred merge based method for graph based anal2021
Method, system, and product for an improved approach to placement and optimizati2021
Deterministic loop breaking in multi-mode multi-corner static timing analysis of2021
Shared timing graph propagation for multi-mode multi-corner static timing analys2021
Systems and methods for calculating common clock path pessimism for hierarchical2019
System and method for generating reduced standard delay format files for gate le2019
Methods, systems, and articles of manufacture for multi-mode, multi-corner physi2018
Methods, systems, and articles of manufacture for multi-mode, multi-corner physi2018
Hierarchical timing analysis for multi-instance blocks2018
Hierarchical timing analysis for multi-instance blocks2018