Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deterministic loop breaking in multi-mode multi-corner static timing analysis of integrated circuits

Deterministic loop breaking in multi-mode multi-corner static timing analysis of integrated circuits

US Patent 11003821 · Granted May 11, 2021

Estimated economic value: $119,352,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for comparing circuit design constraint sets2025
Method for managing call queues for recurring customer questions2024
Method, system, and product for deferred merge based method for graph based anal2021
Method, system, and product for deferred merge based method for graph based anal2021
Method, system, and product for an improved approach to placement and optimizati2021
Shared timing graph propagation for multi-mode multi-corner static timing analys2021
Timing context generation with multi-instance blocks for hierarchical analysis2019
Methods, systems, and articles of manufacture for multi-mode, multi-corner physi2018
Hierarchical timing analysis for multi-instance blocks2018
System and method for generating and using sibling nets model for shared delay c2016
High performance static timing analysis system and method for input/output inter2016
System and method for generating and using a structurally aware timing model for2014