Home› System and method for generating and using sibling nets model for shared delay calculation across multi-instantiated blocks in the circuit design
System and method for generating and using sibling nets model for shared delay calculation across multi-instantiated blocks in the circuit design