Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › MOS transistors having reduced leakage well-substrate junctions

MOS transistors having reduced leakage well-substrate junctions

US Patent 8716097 · Granted May 6, 2014

Estimated economic value: $6,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ESD protection circuit with isolated SCR for negative voltage operation2024
NPN heterojunction bipolar transistor in CMOS flow2022
ESD protection circuit with isolated SCR for negative voltage operation2022
ESD protection circuit with isolated SCR for negative voltage operation2021
I-shaped gate electrode for improved sub-threshold MOSFET performance2020
Isolated well contact in semiconductor devices2020
Diffusion resistor with reduced voltage coefficient of resistance and increased 2018
ESD protection circuit with isolated SCR for negative voltage operation2018
Low-cost CMOS structure with dual gate dielectrics and method of forming the CMO2018
I-shaped gate electrode for improved sub-threshold MOSFET performance2017
High performance isolated vertical bipolar junction transistor and method for fo2017
Isolated well contact in semiconductor devices2017