Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance isolated vertical bipolar junction transistor and method for forming in a CMOS integrated circuit

High performance isolated vertical bipolar junction transistor and method for forming in a CMOS integrated circuit

US Patent 9721849 · Granted Aug 1, 2017

Estimated economic value: $11,706,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed manipulation of non-uniform objects2025
Optical fiber pitch adjustment2025
ESD protection circuit with isolated SCR for negative voltage operation2024
High speed manipulation of non-uniform objects2023
ESD protection circuit with isolated SCR for negative voltage operation2022
ESD protection circuit with isolated SCR for negative voltage operation2021
High speed manipulation of non-uniform ojects2020
I-shaped gate electrode for improved sub-threshold MOSFET performance2020
Diffusion resistor with reduced voltage coefficient of resistance and increased 2018
ESD protection circuit with isolated SCR for negative voltage operation2018
Spike implanted Schottky diode2018
Low-cost CMOS structure with dual gate dielectrics and method of forming the CMO2018