Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Configurable source based/requestor based error detection and correction for soft errors in multi-level cache memory to minimize CPU interrupt service routines

US Patent 8707127 · Granted Apr 22, 2014

Estimated economic value: $8,414,000

Assignee

Inventors

View full patent text on Google Patents →