Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming and/or erasing a memory device in response to its program and/or erase history

Programming and/or erasing a memory device in response to its program and/or erase history

US Patent 8699272 · Granted Apr 15, 2014

Estimated economic value: $13,632,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power management for sleep mode operation of a memory device2025
Dynamic latches above a three-dimensional non-volatile memory array2025
Double single level cell program in a memory device2025
Independent plane architecture in a memory device2025
Capacitor in a three-dimensional memory structure2024
Low power management for sleep mode operation of a memory device2024
Voltage regulation2024
Asynchronous/synchronous interface2020
Asynchronous/synchronous interface2019
Systems, methods and devices for limiting current consumption upon power-up2019
Asynchronous/synchronous interface2018
Programming a memory device in response to its program history2018