Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan path delay testing with two memories and three subdivisions

Scan path delay testing with two memories and three subdivisions

US Patent 8683281 · Granted Mar 25, 2014

Estimated economic value: $5,856,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan testing using scan frames with embedded commands2025
3D stacked die test architecture2025
Falling clock edge JTAG bus routers2025
Testing interposer method and apparatus2025
Interposer circuit2025
Integrated circuit die test architecture2025
Device access port selection2025
Test access port with address and command capability2025
At-speed test access port operations2024
TSV testing2024
3D tap and scan port architectures2024
Commanded JTAG test access port operations2024