Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D stacked die test architecture

3D stacked die test architecture

US Patent 12461148 · Granted Nov 4, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan testing using scan frames with embedded commands2025
Falling clock edge JTAG bus routers2025
Testing interposer method and apparatus2025
Interposer circuit2025
Integrated circuit die test architecture2025
Device access port selection2025
Test access port with address and command capability2025
At-speed test access port operations2024
TSV testing2024
3D tap and scan port architectures2024
Commanded JTAG test access port operations2024
Scan testable through silicon VIAs2024