Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual port register file memory cell with reduced susceptibility to noise during same row access

Dual port register file memory cell with reduced susceptibility to noise during same row access

US Patent 8681534 · Granted Mar 25, 2014

Estimated economic value: $3,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable supply multiplexer circuit2023
Automatic test-pattern generation for memory-shadow-logic testing2020
Scalable protection voltage generation2019
Scalable protection voltage generator2017
Automatic test-pattern generation for memory-shadow-logic testing2017
Selective dual cycle write operation for a self-timed memory2016
Pre-emphasis circuit2015
Programmable delay introducing circuit in self timed memory2015
Impedance calibration circuit and method2015
Automatic test-pattern generation for memory-shadow-logic testing2015
Programmable delay introducing circuit in self-timed memory2015
XY ternary content addressable memory (TCAM) cell and array2015