Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic test-pattern generation for memory-shadow-logic testing

Automatic test-pattern generation for memory-shadow-logic testing

US Patent 10535416 · Granted Jan 14, 2020

Estimated economic value: $14,013,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic test-pattern generation for memory-shadow-logic testing2017
Selective dual cycle write operation for a self-timed memory2016
Programmable delay introducing circuit in self timed memory2015
Automatic test-pattern generation for memory-shadow-logic testing2015
Programmable delay introducing circuit in self-timed memory2015
XY ternary content addressable memory (TCAM) cell and array2015
Dual clock edge triggered memory2014
Read self timing circuitry for self-timed memory2014
Write self timing circuitry for self-timed memory2014
Dual clock edge triggered memory2014
Dual port register file memory cell with reduced susceptibility to noise during 2014
Programmable delay introducing circuit in self timed memory2012