Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array having word lines with folded architecture

Memory array having word lines with folded architecture

US Patent 8659955 · Granted Feb 25, 2014

Estimated economic value: $2,872,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pseudo-differential de-glitch sense amplifier2025
Power multiplexer2025
Power level comparator with switching input2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Memory with bitcell power boosting2024
Memory with double redundancy2024
Power supply circuit with reduced leakage current2024
Method of pseudo-triple-port SRAM datapaths2024
Memory with scan chain testing of column redundancy logic and multiplexing2024
Memory with a sense amplifier isolation scheme for enhancing memory read bandwid2024
Memory with efficient DVS controlled by asynchronous inputs2023
Memory with single-ended sensing using reset-set latch2023