Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modeling loading effects of a transistor network

Modeling loading effects of a transistor network

US Patent 8655634 · Granted Feb 18, 2014

Estimated economic value: $4,910,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-rate sampling for hierarchical system analysis2023
Decision boundary enhancement for learning models2022
Capacitance extraction2022
Methods for generating a contributor-based power abstract for a device2022
Extracting parasitic capacitance from circuit designs2021
Analysis of coupled noise for integrated circuit design2021
Statistical timing analysis considering multiple-input switching2021
Model order reduction in transistor level timing2021
Model order reduction in transistor level timing2021
Selectively grounding fill wires2021
Iterative approach to determine failure threshold associated with desired circui2020
Adaptive accelerated yield analysis2020