Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for cleaning semiconductor devices and/or tooling during manufacturing thereof

Process for cleaning semiconductor devices and/or tooling during manufacturing thereof

US Patent 8647445 · Granted Feb 11, 2014

Estimated economic value: $7,953,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

III-V lateral bipolar junction transistor on local facetted buried oxide layer2022
III-V lateral bipolar junction transistor on local facetted buried oxide layer2022
SOI wafers with buried dielectric layers to prevent CU diffusion2021
Stacked indium gallium arsenide nanosheets on silicon with bottom trapezoid isol2020
Cut inside replacement metal gate trench to mitigate N-P proximity effect2020
III-V lateral bipolar junction transistor on local facetted buried oxide layer2020
Forming stacked twin III-V nano-sheets using aspect-ratio trapping techniques2020
Cut inside replacement metal gate trench to mitigate N-P proximity effect2019
Stacked indium gallium arsenide nanosheets on silicon with bottom trapezoid isol2019
Plasma shallow doping and wet removal of depth control cap2019
Asymmetric formation of epi semiconductor material in source/drain regions of Fi2019
SOI wafers with buried dielectric layers to prevent CU diffusion2019