{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dynamic pipeline cache error correction", "item": "https://www.patentleaderboard.com/patent/8645796"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic pipeline cache error correction

Dynamic pipeline cache error correction

US Patent 8645796 · Granted Feb 4, 2014

Estimated economic value: $4,435,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bidirectional ring-based interconnection networks having a cross bar for multipr2025
Input/output (I/O) store protocol for pipelining coherent operations2025
Castout handling in a distributed cache topology2024
Cable pair concurrent servicing2024
Cache management using cache scope designation2024
Method and processor system for executing a TELT instruction to access a data it2023
Controller address contention assumption2022
Controller address contention assumption2022
Cache array macro micro-masking2022
Executing an atomic primitive in a multi-core processor system2022
Efficient eviction of whole set associated cache or selected range of addresses2021
Controller address contention assumption2021